## AMDa

## Am79489

## Subscriber Line Interface Circuit

## DISTINCTIVE CHARACTERISTICS

■ Ideal for low power sensitive applications
■ Low standby power (normal and reverse)

- Automatic on-chip battery switching

■ On-chip thermal management
■ On-chip thermal shutdown
■ -20 V to -60 V battery operation
■ Programmable current limit

- Programmable resistive feed

■ Programmable loop-detect threshold

Selectable overhead for metering applications

- Two-wire impedance set by single external impedance
- On-chip ring and test relay drivers and relay snubber circuits
- Polarity reversal (full transmission)
- Loop and ground-key detector
- Comparator for ring-trip detection
- Ground-start capability

■ On-hook transmission

## BLOCK DIAGRAM



## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.


| Valid Combinations |  |  |
| :---: | :---: | :---: |
|  | -1 |  |
| Am79489 | -2 |  |
|  | -3 | JC |
|  | -4 |  |
|  | -5 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## Note:

${ }^{*}$ Functionality of the device from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ is guaranteed by production testing. Performance from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ is guaranteed by characterization and periodic sampling of production units.

CONNECTION DIAGRAM

## Top View



Notes:

1. Pin 1 is marked for orientation.
2. $N C=$ No Connect
3. RSVD $=$ Reserved. Do not connect to this pin.

PIN DESCRIPTIONS

| Pin Names | Type | Description |
| :---: | :---: | :---: |
| AGND/DGND | Gnd | Analog and Digital ground. |
| A(TIP) | Output | Output of A(TIP) power amplifier. |
| BGND | Gnd | Battery (power) ground. |
| B(RING) | Output | Output of B(RING) power amplifier. |
| BSWEN | - | Battery Switch Control. Internally connected to automatic battery switch circuitry. BSWEN can be overridden by external logic. BSWEN Low connects VBAT1 to VBAT2. BSWEN High disconnects VBAT1 from VBAT2. |
| BSWOUT | Output | Buffered Output. Internally connected to battery switch circuitry. The output is opencollector with a built-in pull-up resistor. BSWOUT Low indicates VBAT1 is connected to VBAT2. BSWOUT High indicates VBAT1 is disconnected from VBAT2. This output is valid only in the Active states. |
| BSWTH | Input | Input for setting automatic battery switch threshold. Normally tied to Battery 2. Tie to ground for manual switching. |
| C3-C1 | Input | Decoder. TTL compatible. C3 is MSB and C1 is LSB. |
| C4 | Input | Test Relay Input - Active Low. 1 = Off. $0=0 \mathrm{On}$. |
| CAS | Capacitor | Anti-sat pin for capacitor to filter reference voltage when operating in anti-sat region. |
| DA | Input | Ring-trip negative. Negative input to ring-trip comparator. |
| DB | Input | Ring-trip positive. Positive input to ring-trip comparator. |
| $\overline{\mathrm{DET}}$ | Output | Switchhook detector. When enabled, a logic Low indicates the selected detector is tripped. The detector is selected by the logic inputs (C3-C1). The output is open-collector with a built-in $15 \mathrm{k} \Omega$ pull-up resistor. |
| E1 | Input | Ground-Key Detect Select. E1 $=1$ selects the hook switch detector. E1 $=0$ selects the ground-key detector. In the Tip Open state, ground key is selected independent of E1. |
| HPA | Capacitor | High-Pass Filter Capacitor. A(TIP) side of high-pass filter capacitor. |
| HPB | Capacitor | High-Pass Filter Capacitor. B(RING) side of high-pass filter capacitor. |
| NC | - | No connect. This pin not internally connected. |
| OVH | Input | Overhead Control. Logic High enables minimized nonmetering overhead. Logic Low enables 2.2 V metering DC overhead. TTL-compatible. |
| RD | Resistor | Detector resistor. Detector threshold set and filter pin. |
| RDC | Resistor | DC feed resistor. Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). Connection point for the DC feed current programming network. The other end of the network connects to RSN. $\mathrm{V}_{\mathrm{RDC}}$ is negative for normal polarity and positive for reverse polarity. |
| RFA | - | Resistive feed adjust. Adjust the DC feed resistance gain coefficient, GDC, with external resistor connected to ground. |
| RINGOUT | Output | Ring Relay Driver. Open-collector driver with emitter internally connected to BGND. |
| RSN | Input | Receive Summing Node. The metallic current (AC and DC) between A(TIP) and B(RING) is equal to 500 times the current into this pin. The networks that program receive gain, two-wire impedance, and feed current all connect to this node. |
| RSVD | - | Reserved. These pins are reserved for AMD use. Make no connection to these pins. |
| TESTOUT | Output | Test Relay Driver. Open collector driver with emitter internally connected to AGND. |
| TMG | - | Thermal Management. External resistor connects this pin to VBAT2 to offload power dissipation from SLIC. Functions during normal polarity, Active state. |
| VBAT1 | Battery | Most negative battery supply and substrate connection. |
| VBAT2 | Battery | Battery supply for output power amplifiers. Switched to VBAT1 by BSWEN. |
| VCC | Power | +5 V power supply. |
| VTX | Output | Transmit Audio. This output is a 0.5066 unity gain version of the $A(T I P)$ and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network. |

ABSOLUTE MAXIMUM RATINGS
Storage temperature ..... $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
With respect to AGND/DGND:
$\mathrm{V}_{\mathrm{CC}}$. ..... -0.4 V to +7.0 V
$V_{\text {BAT1 }}$
Continuous ..... +0.4 V to -70 V
10 ms +0.4 V to -75 V
$\mathrm{V}_{\text {BAT2 }}$ and BSWTH +0.4 V to $\mathrm{V}_{\text {BAT1 }}$
BGND ..... +3 V to -3 V
A(TIP) or B(RING) with respect to BGND:
Continuous ..... $\mathrm{V}_{\mathrm{BAT} 1}$ to +1 V
$10 \mathrm{~ms}(\mathrm{f}=0.1 \mathrm{~Hz})$ ..... -70 V to +5 V
$1 \mu \mathrm{~s}(\mathrm{f}=0.1 \mathrm{~Hz})$ ..... -80 V to +8 V
$250 \mathrm{~ns}(\mathrm{f}=0.1 \mathrm{~Hz})$ ..... -90 V to +12 V
Current from A(TIP) or B(RING). ..... $\pm 150 \mathrm{~mA}$
TESTOUT/RINGOUT/current. ..... 80 mA
TESTOUT/RINGOUT/voltage ..... BGND to +7 V
TESTOUT/RINGOUT/transient ..... BGND to +10 V
DA and DB inputs
Voltage on ring-trip inputs ..... $\mathrm{V}_{\text {BAT } 1}$ to 0 V
Current on ring-trip inputs ..... $\pm 10 \mathrm{~mA}$
C4-C1, BSWEN, OVH, E1
Input voltage ..... -0.4 V to $\mathrm{V}_{\mathrm{CC}}+0.4 \mathrm{~V}$
Maximum power dissipation, continuous$T_{A}=70^{\circ} \mathrm{C}$, No heat sink (see note):In 32-pin PLCC package.1.7 W
Thermal data ..... $\ldots . . \theta_{\mathrm{JA}}$
In 32-pin PLCC package. $.43^{\circ} \mathrm{C} / \mathrm{W}$ typ
ESD immunity/pin (HBM) ..... 1500 V
Note: Thermal limiting circuitry on chip will shut down thecircuit at a junction temperature of about $165^{\circ} \mathrm{C}$. The deviceshould never be exposed to this temperature. Operationabove $145^{\circ} \mathrm{C}$ junction temperature may degrade devicereliability. See the SLIC Packaging Considerations section formore information.
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.
OPERATING RANGES
Commercial (C) Devices
Ambient temperature ..... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}^{*}$
$\mathrm{V}_{\mathrm{CC}}$ ..... 4.75 V to 5.25 V
BAT1 ..... -40.5 V to -60 V
BAT2 ..... -20 V to BAT1
AGND/DGND ..... 0 V
BGND with respect to GND . . -100 mV to +100 mV
Load resistance on VTX to GND $20 \mathrm{k} \Omega \mathrm{min}$
Operating ranges define those limits over which thefunctionality of the device is guaranteed by productiontesting.

* Functionality of the device from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ is guaranteedby production testing. Performance from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ isguaranteed by characterization and periodic sampling ofproduction units.

PRELIMINARY

## ELECTRICAL CHARACTERISTICS

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmission Performance |  |  |  |  |  |  |
| 2-wire return loss (See Test Circuit D) | 200 Hz to 3.4 kHz | 26 |  |  | dB | 4, 6 |
| Analog output ( $\mathrm{V}_{\mathrm{TX}}$ ) impedance |  |  | 3 | 20 | $\Omega$ | 4 |
| Analog output ( $\mathrm{V}_{\mathrm{TX}}$ ) offset voltage |  | -50 |  | +50 | mV |  |
| Overload level, 2-wire | Active state | 2.5 |  |  | Vpk | $\begin{gathered} 2 \mathrm{a}, \\ 3 \end{gathered}$ |
|  | Active state, OVH = 0 -5, -6* | 7 |  |  |  |  |
| Overload level | $\begin{aligned} & \text { Open loop, } R_{\text {LAC }}=900 \Omega, \\ & \text { OVH }=0 \end{aligned}$ | 3.86 |  |  | Vrms | 2 b, 3 |
| THD, Total Harmonic Distortion | 0 dBm |  | -64 | -50 | dB | 3 |
|  | +7 dBm |  | -55 | -40 |  |  |
| THD, open loop | $0 \mathrm{dBm}, \mathrm{R}_{\text {LAC }}=600 \Omega$ |  |  | -36 |  | 4 |
| Longitudinal Capability (See Test Circuit C) |  |  |  |  |  |  |
| Longitudinal to metallic L-T 200 Hz to 1 kHz | Normal and reverse polarity $-1,-6^{*}$  <br> Normal polarity  $-3,-5$ <br> Normal polarity $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-2,-4$ <br> Normal polarity $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-2,-4$ <br> Reverse polarity $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ -2 | $\begin{aligned} & 52 \\ & 52 \\ & 60 \\ & 58 \\ & 54 \end{aligned}$ |  |  | dB | 8 |
| Longitudinal to metallic L-T 1 kHz to 3.4 kHz | Normal and reverse polarity $-1,-6^{*}$  <br> Normal polarity  $-3,-5$ <br> Normal polarity $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-2,-4$ <br> Normal polarity $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-2,-4$ <br> Reverse polarity $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ -2 | $\begin{aligned} & 52 \\ & 52 \\ & 54 \\ & 54 \\ & 54 \end{aligned}$ |  |  |  |  |
| Longitudinal signal generation 4-L | 200 Hz to 3.4 kHz | 40 |  |  | dB |  |
| Longitudinal current per pin (A or B) | Active state | 15 | 27 |  | mArms | 7 |
| Longitudinal impedance at A or B | 0 to 100 Hz |  | 25 |  | $\Omega /$ pin | 4 |
| Longitudinal Induction |  |  |  | 23 | dBrnc | 4 |
| Idle Channel Noise |  |  |  |  |  |  |
| C-message weighted noise | $\mathrm{R}_{\mathrm{L}}=600 \Omega$ |  | +7 | +12 | dBrnC | 4, 8 |
| Psophometric weighted noise | $\mathrm{R}_{\mathrm{L}}=600 \Omega$ |  | -83 | -78 | dBmp | 8 |
| Insertion Loss (See Test Circuits A and B) |  |  |  |  |  |  |
| Gain, 4- to 2-wire | $0 \mathrm{dBm}, 1 \mathrm{kHz} \quad 0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | -0.15 | 0 | +0.15 | dB |  |
|  |  | -0.20 | 0 | +0.20 |  | 4 |
| Gain, 2- to 4-wire, 4-to-4-wire | $0 \mathrm{dBm}, 1 \mathrm{kHz}$ | -6.05 | -5.90 | $-5.75$ |  |  |
|  |  | -6.10 | -5.90 | $-5.70$ |  | 4 |
| Gain, 4- to 2-wire | Open loop | -0.35 |  | +0.35 |  | 4 |
| Gain, 2- to 4-wire, 4- to 4-wire | Open loop | -6.25 | -5.90 | -5.55 |  | 4 |
| Gain over frequency | 300 to 3.4 kHz , relative to 1 kHz | -0.10 |  | +0.10 |  |  |
| Gain tracking | +3 dBm to -55 dBm relative to 0 dBm | -0.10 |  | +0.10 |  |  |
| Gain tracking open loop | 0 dB to -15 dB | -0.35 |  | +0.35 |  | 4 |
| Group delay | $0 \mathrm{dBm}, 1 \mathrm{kHz}$ |  | 4 |  | $\mu \mathrm{s}$ | 4, 6 |

## ELECTRICAL CHARACTERISTICS (continued)

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |

Note:

* P.G. = Performance Grade

| Line Characteristics |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{L}}$, Active Short loop <br>  <br>  <br>  <br>  <br> Medium loop <br> Long loop | $\begin{aligned} & \mathrm{R}_{\mathrm{LDC}}=250 \Omega \\ & \mathrm{R}_{\mathrm{LDC}}=700 \Omega \\ & \mathrm{R}_{\mathrm{LDC}}=2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 44.2 \\ & 33.4 \\ & 17.2 \end{aligned}$ | $\begin{aligned} & 48.6 \\ & 37.1 \\ & 19.2 \end{aligned}$ | $\begin{aligned} & 54.0 \\ & 40.8 \\ & 21.2 \end{aligned}$ | mA |  |
|   <br> $\mathrm{I}_{\mathrm{L}}$, Active Short loop <br> $\mathrm{OVH}=0$ Medium loop <br>  Long loop | $\begin{array}{ll} \hline \mathrm{R}_{\mathrm{LDC}}=250 \Omega & \\ \mathrm{R}_{\mathrm{LDC}}=700 \Omega & -5,-6^{\star} \\ \mathrm{R}_{\mathrm{LDC}}=2 \mathrm{k} \Omega & \end{array}$ | $\begin{gathered} \hline 44.2 \\ 33.4 \\ 16.0 \end{gathered}$ | $\begin{aligned} & \hline 48.6 \\ & 37.1 \\ & 18.0 \end{aligned}$ | $\begin{aligned} & 54.0 \\ & 40.8 \\ & 20.0 \end{aligned}$ |  |  |
| $\mathrm{I}_{\mathrm{L}}$, Accuracy, Standby state | $\mathrm{I}_{\mathrm{L}}=\frac{\left\|\mathrm{V}_{\mathrm{BAT} 1}\right\|-3 \mathrm{~V}}{\mathrm{R}_{\mathrm{L}}+400} \quad \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.7 IL | $\mathrm{I}_{\mathrm{L}}$ | 1.3 I |  |  |
|  | Current limited region | 18 | 30 |  |  |  |
| $\mathrm{I}_{\mathrm{L}}$, Loop current, Disconnect state | $\mathrm{R}_{\mathrm{L}}=0$ |  |  | 100 | $\mu \mathrm{A}$ |  |
| ILLIM | Active, A and B to GND |  | 95 | 135 | mA |  |
| $V_{\text {apparent }}$ |  |  | 52 |  |  | 4 |
| $\mathrm{V}_{\mathrm{AB}}$, Open loop voltage | Active, Normal Reverse Polarity $\mathrm{OVH}=0$ | $\begin{gathered} \hline 40.3 \\ 39.8 \\ 37 \end{gathered}$ | $\begin{gathered} \hline 41.7 \\ 41.7 \\ 39 \end{gathered}$ |  | V |  |
| BAT SW hysteresis |  |  | 1150 |  | mV |  |
| BAT SW threshold |  |  | $\begin{aligned} & \text { BAT2 } \\ & +8.5 \end{aligned}$ |  |  |  |
| (from $\mathrm{V}_{\mathrm{BAT} 1}$ to $\mathrm{V}_{\mathrm{BAT} 2}$ ) | $\mathrm{OVH}=0 \quad-5,-6^{*}$ |  | $\begin{aligned} & \text { BAT2 } \\ & +11.7 \end{aligned}$ |  | V |  |
| $\mathrm{I}_{\mathrm{A}}$, Leakage, Tip Open state | $\mathrm{R}_{\mathrm{L}}=0$ |  |  | 100 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{B}}$, Current, Tip Open state | B to GND | 18 | 30 | 56 | mA |  |
| $\mathrm{V}_{\mathrm{A}}$, Active | RA to BAT1 $=7 \mathrm{k} \Omega$, RB to GND $=100 \Omega$ | -7.5 | -5 |  | V | 4 |

Power Supply Rejection Ratio (Vripple $=100 \mathrm{mVrms}$ ), Active Normal State

| $\mathrm{V}_{\text {cc }}$ | 50 Hz to 3.4 kHz | 30 | 45 |  | dB | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {BAT1 }}$ | 50 Hz to 3.4 kHz | 28 | 50 |  |  |  |
| $V_{\text {BAT2 }}$ | 50 Hz to 3.4 kHz | 35 | 50 |  |  | 4 |
| $\mathrm{V}_{\text {BAT1 }}$, Open loop, $\mathrm{R}_{\mathrm{LAC}}=600 \Omega$ <br> (Anti-sat region) | $\begin{aligned} & 50 \mathrm{~Hz} \\ & 100 \mathrm{~Hz} \\ & 200 \mathrm{~Hz} \\ & 500 \mathrm{~Hz} \text { to } 3.4 \mathrm{kHz} \end{aligned}$ | $\begin{gathered} \hline 8 \\ 15 \\ 20 \\ 28 \end{gathered}$ | $\begin{aligned} & 14 \\ & 22 \\ & 29 \\ & 40 \end{aligned}$ |  |  | 4 |
| Effective internal resistance | CAS pin to GND | 85 | 170 | 255 | $\mathrm{k} \Omega$ | 4 |
| Device Power Dissipation |  |  |  |  |  |  |
| Open loop, Disconnect state |  |  | 35 | 70 | mW |  |
| Open loop, Standby state |  |  | 50 | 85 |  |  |
| Open loop, Active state | $\mathrm{OVH}=1$ |  | 150 | 250 |  |  |
| Open loop, Active state | OVH $=0$ |  | 550 | 620 |  | 9 |
| Off hook, Standby state | $\mathrm{R}_{\mathrm{L}}=600 \Omega$ |  | 1000 | 1300 |  |  |
| Off hook, Active state | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=250 \Omega \\ & \mathrm{R}_{\mathrm{L}}=700 \Omega \end{aligned}$ |  | $\begin{aligned} & \hline 880 \\ & 800 \end{aligned}$ | $\begin{aligned} & 1200 \\ & 1000 \end{aligned}$ |  |  |

PRELIMINARY

## ELECTRICAL CHARACTERISTICS (continued)

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Currents, Battery |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{CC}}$, Open Loop $\mathrm{V}_{\mathrm{CC}}$ supply current | Disconnect state Standby state Active state |  | $\begin{aligned} & 2.5 \\ & 3.0 \\ & 6.3 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \\ & 9.5 \end{aligned}$ | mA |  |
| $I_{\text {BAT1 }}$, Open Loop $\mathrm{V}_{\text {BAT1 }}$ supply current | Disconnect state Standby state Active state |  | $\begin{aligned} & 0.5 \\ & 0.7 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.5 \\ & 4.8 \end{aligned}$ |  |  |
| RFI Rejection |  |  |  |  |  |  |
| RFI rejection | 100 kHz to 30 MHz <br> (See Figure E) |  |  | 0.7 | mVrms | 4 |
| Logic Inputs (C4-C1, E1, BSWEN, OVH [-5, -6 only]) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$, Input High voltage C3 <br> C1, C2, C4, BSWEN, OVH, E1 |  | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ |  |  | V |  |
| $\mathrm{V}_{\text {IL }}$, Input Low voltage |  |  |  | 0.8 |  |  |
| $\mathrm{I}_{\mathrm{H}}$, Input High current C4-C1, OVH, E1 |  | -75 |  | 40 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {IH }}$, Input High current, BSWEN |  | -75 |  | 1200 |  |  |
| $\mathrm{I}_{\mathrm{IL}}$, Input Low current, except C1 |  | -400 |  |  |  |  |
| $\mathrm{I}_{\text {IL }}$, Input Low current, C1 |  | -600 | -300 |  |  |  |
| Logic Output ( $\overline{\text { EET, BSWOUT) }}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$, Output Low voltage | $\mathrm{l}_{\text {OUT }}=0.3 \mathrm{~mA}$ |  |  | 0.40 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$, Output High voltage | $\mathrm{l}_{\text {OUT }}=-0.05 \mathrm{~mA}$ | 2.4 |  |  |  |  |
| Ring-Trip Comparator Input (DA, DB) |  |  |  |  |  |  |
| Bias current |  | -500 | -50 |  | nA |  |
| Offset voltage | Source resistance $=2 \mathrm{M} \Omega$ | -50 | 0 | +50 | mV | 5 |
| Loop Detector |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{T}}$, Loop-detect threshold tolerance | Active state, Off-hook to On-hook $\mathrm{R}_{\mathrm{D}}=35.4 \mathrm{k} \Omega, \mathrm{I}_{\mathrm{T}}=354 / \mathrm{R}_{\mathrm{D}}$ <br> On-hook to Off-hook $\mathrm{R}_{\mathrm{D}}=35.4 \mathrm{k} \Omega, \mathrm{I}_{\mathrm{T}}=389 / \mathrm{R}_{\mathrm{D}}$ | $\begin{aligned} & -15 \\ & -20 \end{aligned}$ |  | $\begin{aligned} & +15 \\ & +20 \end{aligned}$ | \% |  |
|  | Standby state, Off-hook to On-hook $\mathrm{R}_{\mathrm{D}}=35.4 \mathrm{k} \Omega, \mathrm{I}_{\mathrm{T}}=421 / \mathrm{R}_{\mathrm{D}}$ <br> On-hook to Off-hook $\mathrm{R}_{\mathrm{D}}=35.4 \mathrm{k} \Omega, \mathrm{I}_{\mathrm{T}}=458 / \mathrm{R}_{\mathrm{D}}$ | $\begin{aligned} & -15 \\ & -20 \end{aligned}$ |  | $\begin{aligned} & +15 \\ & +20 \end{aligned}$ |  |  |
| IGK, GND key-detector threshold | $R_{L}$ from $B X$ to $G N D$ Active, Standby, and Tip Open states | 5 | 9 | 13 | mA |  |
| Relay Driver Output (RINGOUT/TESTOUT) |  |  |  |  |  |  |
| On voltage | $\mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA}$ |  | +0.3 | +0.7 | V |  |
| Off leakage | $\mathrm{V}_{\mathrm{OH}}=+5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |  |
| Zener breakover | $\mathrm{I}_{\mathrm{Z}}=100 \mu \mathrm{~A}$ | 6 | 7.5 |  | V |  |
| Zener On voltage | $\mathrm{I}_{\mathrm{Z}}=40 \mathrm{~mA}$ |  | 7.9 | 10 |  |  |

## RELAY DRIVER SCHEMATICS



## Notes:

1. Unless otherwise specified, test conditions are $V_{C C}=+5 \mathrm{~V}, B A T 1=-50 \mathrm{~V}, B A T 2=-34 \mathrm{~V}, R_{L}=600 \Omega, R_{D C 1}=R_{D C 2}=5.833 \mathrm{k} \Omega$, $R_{T M G}=570 \Omega, R_{D}=35.4 \mathrm{k} \Omega, R F A=0 \Omega$, no fuse resistors, $C_{H P}=0.22 \mu F, C_{D C}=0.5 \mu F, C_{C A S}=0.33 \mu F, C_{V B A T 12}=220 \mathrm{nF}$, $D_{1}=D_{2}=1 N 400 x, O V H=1$, two-wire $A C$ input impedance is a $600 \Omega$ resistance synthesized by the programming network shown below.

2. a. Overload level exists when THD $=1 \%$.
b. Overload level exists when THD $=1.5 \%$.
3. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
5. Tested with $0 \Omega$ source impedance. $2 M \Omega$ is specified for system design only.
6. Group delay can be greatly reduced by using a $Z_{T}$ network such as that shown in Note 1 above. The network reduces the group delay to less than $2 \mu$ s and increases $2 W R L$. The effect of group delay on linecard performance also may be compensated for by synthesizing complex impedance with the DSLAC ${ }^{T M}$ or QSLAC ${ }^{T M}$ device.
7. Minimum current level is guaranteed not to cause a false Loop Detect. The SLIC must be functional in this condition.
8. Four-wire performance is $5-9 \mathrm{~dB}$ better than the specified two-wire values.
9. Open loop, Active state, Metering mode power dissipation may be reduced from a typical of 550 mW to a typical of 150 mW by connecting the DET pin to the OVH pin. This connection will force the SLIC into the nonmetering mode while on hook. With this connection, a metering signal sent after the SLIC goes on hook may be distorted on the $2 W$ line because the SLIC is forced into the nonmetering mode. To eliminate this distortion, a delay can be added between the time the SLIC goes on hook and the time the SLIC switches to nonmetering mode by using an RC circuit for the DET pin to OVH pin connection.

Table 1. SLIC Decoding

|  |  |  |  |  | DET Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| State | C3 | C2 | C1 | 2-Wire Status | $E 1=1$ | E1 = 0 |
| 0 | 0 | 0 | 0 | Standby, Reverse Polarity | Loop detector | GK |
| 1 | 0 | 0 | 1 | Reserved | X | X |
| 2 | 0 | 1 | 0 | Active, Reverse Polarity | Loop detector | GK |
| 3 | 0 | 1 | 1 | Tip Open | GK or loop detector | GK |
| 4 | 1 | 0 | 0 | Disconnect | Ring trip | Ring trip |
| 5 | 1 | 0 | 1 | Ringing | Ring trip | Ring trip |
| 6 |  | 1 | 0 | Active, Normal | Loop detector | GK |
| 7 | 1 | 1 | 1 | Standby, Normal | Loop detector | GK |

Table 2. User-Programmable Components

| $\mathrm{Z}_{\mathrm{T}}=253\left(\mathrm{Z}_{2 \text { WIN }}-2 \mathrm{R}_{\mathrm{F}}\right)$ | $Z_{T}$ is connected between the VTX and RSN pins. The fuse resistors are $R_{F}$, and $Z_{2 W I N}$ is the desired two-wire $A C$ input impedance. When computing $Z_{T}$, the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account. The internal amplifier pole is: $\frac{22 \mathrm{kHz} \cdot \mathrm{R}_{\mathrm{LAC}}}{600 \Omega \pm 10 \%}$ |
| :---: | :---: |
| $\mathrm{Z}_{\mathrm{RX}}=\frac{\mathrm{Z}_{\mathrm{L}}}{\mathrm{G}_{42 \mathrm{~L}}} \cdot \frac{500\left(\mathrm{Z}_{\mathrm{T}}\right)}{\mathrm{Z}_{\mathrm{T}}+253\left(\mathrm{Z}_{\mathrm{L}}+2 \mathrm{R}_{\mathrm{F}}\right)}$ | $Z_{R X}$ is connected from VRX to RSN. $Z_{T}$ is defined above, and $G_{42 L}$ is the desired receive gain. $Z_{L}$ is the 2-wire load impedance. |
| $\begin{aligned} & \mathrm{I}_{\mathrm{LIMIT}}=\frac{625(\mathrm{GFA})}{\mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}} \\ & \mathrm{C}_{\mathrm{DC}}=1.5 \mathrm{~ms} \bullet \frac{\mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}}{\mathrm{R}_{\mathrm{DC} 1} \bullet \mathrm{R}_{\mathrm{DC} 2}} \\ & \mathrm{GFA}=0.99 \bullet \frac{(\mathrm{RFA}+30.1 \mathrm{k} \Omega)}{(\mathrm{RFA}+32 \mathrm{k} \Omega)} \\ & \mathrm{RCL}=1.4 \bullet\left(\mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}\right) \bullet \frac{(\mathrm{RFA}+60 \mathrm{k} \Omega)}{(\mathrm{RFA}+100 \mathrm{k} \Omega)} \end{aligned}$ | $R_{D C 1}, R_{D C 2}$, and $C_{D C}$ form the network connected to the $R_{D C}$ pin. $\mathrm{R}_{\mathrm{DC} 1}$ and $\mathrm{R}_{\mathrm{DC} 2}$ are approximately equal. $\mathrm{I}_{\mathrm{LIMIT}}$ is the desired loop current in the constant-current region. |
| $\mathrm{R}_{\mathrm{D}}=\frac{365}{\mathrm{I}_{\mathrm{T}}}, \quad \mathrm{C}_{\mathrm{D}}=\frac{0.5 \mathrm{~ms}}{\mathrm{R}_{\mathrm{D}}}$ | $R_{D}$ and $C_{D}$ form the network connected from $R_{D}$ to AGND/ DGND and $I_{T}$ is the threshold current between on hook and off hook in the Active state. |
| $\mathrm{C}_{\mathrm{CAS}}=\frac{1}{3.4 \cdot 10^{5} \pi \mathrm{f}_{\mathrm{c}}}$ | $\mathrm{C}_{\text {CAS }}$ is the regulator filter capacitor and $\mathrm{f}_{\mathrm{C}}$ is the desired filter cutoff frequency. |
| $\mathrm{I}_{\text {Standby }}=\frac{\left\|\mathrm{V}_{\mathrm{BAT} 1}\right\|-3 \mathrm{~V}}{400 \Omega+\mathrm{R}_{\mathrm{L}}}$ | Standby loop current (resistive region). |

Table 2. User-Programmable Components (continued)

| $\mathrm{C}_{\text {BSWEN }}=5 \mu \mathrm{mhos} \bullet \mathrm{T}_{\mathrm{D}}(\mathrm{ms})$ | $\mathrm{C}_{\text {BSWEN }}$ is connected from BSWEN to GND for automatic switching. $T_{D}$ is the delay in switching from BAT1 to BAT2. The delay from BAT2 to BAT1 is about $0.1 \mathrm{~T}_{\mathrm{D}}$. |
| :---: | :---: |
| $\mathrm{R}_{\mathrm{FEED}}=2 \bullet \mathrm{R}_{\mathrm{FUSE}}+\left(\frac{\mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}}{\mathrm{GDC}}\right)$ $\mathrm{GDC}=47.9\left(\frac{40 \mathrm{k} \Omega+\mathrm{RFA}}{120 \mathrm{k} \Omega+\mathrm{RFA}}\right)$ | The DC feed resistance can be adjusted with a resistance (RFA) from the RFA pin to ground. |
| Thermal Management Equations (Active, Normal, and Reverse Polarity States) |  |
| $\begin{array}{ll} \mathrm{R}_{\mathrm{TMG}} \geq \frac{\left\|\mathrm{V}_{\mathrm{BAT} 2}\right\|-6 \mathrm{~V}}{\mathrm{I}_{\mathrm{LOOPmax}}} & (\mathrm{OVH}=1) \\ \mathrm{R}_{\mathrm{TMG}} \geq \frac{\left\|\mathrm{V}_{\text {BAT } 2}\right\|-7.5 \mathrm{~V}}{\mathrm{I}_{\mathrm{LOOPmax}}} & (\mathrm{OVH}=0) \end{array}$ | $\mathrm{R}_{\text {TMG }}$ is connected from TMG to VBAT2 and is used to limit power dissipation within the SLIC in Active states only. |
| $\begin{aligned} & \mathrm{P}_{\mathrm{RTMG}}=\frac{\left(\left\|\mathrm{V}_{\mathrm{BAT} 2}\right\|-6 \mathrm{~V}-\left(\mathrm{I}_{\mathrm{L}} \bullet \mathrm{R}_{\mathrm{L}}\right)\right)^{2}\left(\mathrm{R}_{\mathrm{TMG}}\right)}{\left(\mathrm{R}_{\mathrm{TMG}}+40\right)^{2}} \\ & (\mathrm{OVH}=1) \\ & \mathrm{P}_{\mathrm{RTMG}}=\frac{\left(\left\|\mathrm{V}_{\mathrm{BAT} 2}\right\|-7.5 \mathrm{~V}-\left(\mathrm{I}_{\mathrm{L}} \bullet \mathrm{R}_{\mathrm{L}}\right)\right)^{2}\left(\mathrm{R}_{\mathrm{TMG}}\right)}{\left(\mathrm{R}_{\mathrm{TMG}}+40\right)^{2}} \\ & (\mathrm{OVH}=0) \end{aligned}$ | Power dissipated in the thermal management resistor, $\mathrm{R}_{\text {TMG }}$, during the Active states. |
| $\mathrm{P}_{\text {SLIC }}=\left(\left\|\mathrm{V}_{\text {BAT } 2}\right\| \bullet \mathrm{I}_{\mathrm{L}}\right)-\mathrm{P}_{\text {RTMG }}-\mathrm{R}_{\mathrm{L}} \bullet\left(\mathrm{I}_{\mathrm{L}}\right)^{2}+0.22 \mathrm{~W}$ | Power dissipated in the SLIC while in the Active states. |

DC FEED CHARACTERISTICS


## Notes:

Graph is for illustration only.

1. $\mathrm{V}_{\mathrm{AB}}=\mathrm{I}_{\mathrm{LIMIT}} \bullet \mathrm{RCL}-\mathrm{I}_{\mathrm{L}} \bullet \mathrm{RCL}$
2. $\mathrm{V}_{\mathrm{AB}}=52 \mathrm{~V}-\mathrm{I}_{\mathrm{L}}\left(\frac{\mathrm{RDC}}{\mathrm{GDC}}\right)$

3a. $\mathrm{V}_{\mathrm{AB}}=0.8\left|\mathrm{~V}_{\mathrm{BAT} 1}\right|+2.2-\mathrm{I}_{\mathrm{L}}\left(\frac{\mathrm{RDC}}{5 \bullet \mathrm{GDC}}\right), \mathrm{OVH}=1$
3b. $\mathrm{V}_{\mathrm{AB}}=0.8\left|\mathrm{~V}_{\mathrm{BAT} 1}\right|-1.0-\mathrm{I}_{\mathrm{L}}\left(\frac{\mathrm{RDC}}{5 \bullet \mathrm{GDC}}\right), \mathrm{OVH}=0$
a. Load Line (Typical)


Feed current programmed by $R_{D C 1}$ and $R_{D C 2}$
b. Feed Programming

Figure 1. DC Feed Characteristics

## TEST CIRCUITS


B. Four- to Two-Wire Insertion Loss


S2 Open, S1 Closed
L-T Long. Bal. $=20 \log \left(\mathrm{~V}_{\mathrm{AB}} / \mathrm{V}_{\mathrm{L}}\right)$
L-4 Long. Bal. $=20 \log \left(\mathrm{~V}_{\mathrm{TX}} / \mathrm{V}_{\mathrm{L}}\right)$

S2 Closed, S1 Open
4-L Long. Sig. Gen. $=20 \log \left(\mathrm{~V}_{\mathrm{L}} / \mathrm{V}_{\mathrm{RX}}\right)$
C. Longitudinal Balance

## TEST CIRCUITS (continued)



Return loss $=-20 \log \left(2 \mathrm{~V}_{\mathrm{M}} / \mathrm{V}_{\mathrm{S}}\right)$

## D. Two-Wire Return Loss Test Circuit



## TEST CIRCUITS (continued)


F. Am79489 Test Circuit

## REVISION SUMMARY

Revision B to Revision C

- In the Electrical Characteristics table on page 7, some information was changed in the Test Conditions and Typ columns in the Device Power Dissipation section and one row was added.
- Added Note 9 on page 9.


## Trademarks

Copyright © 1998 Advanced Micro Devices, All rights reserved.
AMD, the AMD logo and combinations thereof are trademarks of Advanced Micro Devices, Inc.
DSLAC and QSLAC are trademarks of Advanced Micro Devices, Inc.
Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

